

Mockingbird_CML Schematic

2019/12/09

<https://vinafix.com>

REV : SC

DY : None Installed

UMA: UMA only installed

OPS: DISCRTE OPTIMUS installed

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number

Mockingbird CML


Rev

SC

Date: Monday, December 09, 2019

Sheet 1 of 106

Mockingbird N/V/L/HellCat CML Block Diagram



SSID = CPU



[24] Peci_CPU <>

[24,44,46] PROCHOT#_CPU <>—

[55] TOUCH_PANEL_INTR# <<<—


[24,65] TOUCHPAD_INTR# >>>—

[61] BLUETOOTH_EN <<<_____



(#543016) PROCHOT# Routing Guidelines

Figure 10-1. Routing Illustration for PROCHOT# Topology



```
.....
M1,2,3,4,5: <3 inches
```

M6: 1-11 inches

MCPU: 0.3-1.5 inches

Mt <0.3 mils

Main route (M1+M2)

Vinafix.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (THML/JTAG)

Size
A3


Document Number

Mockingbird CML

Rev	SC
-----	----


Date: Monday, December 09, 2019

Sheet 3 of 106




[15] CFG3 <<< _____


[15] CFG4 <<< _____



<https://vinafix.com>



SVID 543016:



Layout Note:




1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Length match<25mil

Segment	Tline Type	Reference	Via Count	Max Length, mm		Max Length, Mils	
				Segment	Total	Segment	Total
M1	MS/SL/DSL	VSS		76	76	2992.13	2992.13
Segment	Tline Type	Reference	Via Count	Max Length, mm		Max Length, Mils	
				Segment	Total	Segment	Total
M2	MS/SL/DSL	VSS		381	432	15000	17007.5
M3	MS/SL/DSL	VSS		102		4015.75	
M4	MS/SL/DSL	VSS		102		4015.75	
M5	MS/SL/DSL	VSS		102		4015.75	
M6	MS/SL/DSL	VSS		3	3	118.11	118.11
M7	MS/SL/DSL	VSS		3	3	118.11	118.11
M8	MS/SL/DSL	VSS		3	3	118.11	118.11
M9	MS/SL/DSL	VSS		3	3	118.11	118.11
M10	MS/SL/DSL	VSS		3	3	118.11	118.11
M11	MS/SL/DSL	VSS		3	3	118.11	118.11
M12	MS/SL/DSL	VSS		3	3	118.11	118.11
M13	MS/SL/DSL	VSS		3	3	118.11	118.11
Topology Guidelines							
5VID Signals		VIDSOUT, VIDSCK, VIDSALERT#					
VIDSOUT platform resistors		Rpu1=1000, Rpu2=1000, Rs1=0Ω, Rs2=10Ω					
VIDSCK platform resistors		Rpu1=Empty, Rpu2=450, Rs1=0Ω, Rs2=49.5Ω					
VIDSALERT# platform resistors		Rpu1=560, Rpu2=Empty, Rs1=2200, Rs2=0Ω					
Platform resistors tolerances		± 5%					
Route ordering		When routing at minimum spacing route Alert between Data and Clock					
Length Matching Rules							
Length Matching between VIDSOUT and VIDSCK		± 100mils					

Vinafix.com

[46] VSSSA_SENSE <<<<
 [46] VCCSA_SENSE <<<<
 [46] VCCGT_SENSE <<<<
 [46] VSSGT_SENSE <<<<

Pin Number	CFL-U43E	WHL E51 Netname	WHL E52 Netname
AA9	VCCGT	VCCGT	VCCCORE
AB10	VCCGT	VCCGT	VCCCORE
AB2	VCCGT	VCCGT	VCCCORE
AB8	VCCGT	VCCGT	VCCCORE
AB9	VCCGT	VCCGT	VCCCORE
AC8	VCCGT	VCCGT	VCCCORE
AD9	VCCGT	VCCGT	VCCCORE
AE10	VCCGT	VCCGT	VCCCORE
AE8	VCCGT	VCCGT	VCCCORE
AE9	VCCGT	VCCGT	VCCCORE
AF10	VCCGT	VCCGT	VCCCORE
AF2	VCCGT	VCCGT	VCCCORE
AF8	VCCGT	VCCGT	VCCCORE
AG8	VCCGT	VCCGT	VCCCORE
AG9	VCCGT	VCCGT	VCCCORE
AH9	VCCGT	VCCGT	VCCCORE
AJ10	VCCGT	VCCGT	VCCCORE
AJ8	VCCGT	VCCGT	VCCCORE
AK2	VCCGT	VCCGT	VCCCORE
AK9	VCCGT	VCCGT	VCCCORE
AL10	VCCGT	VCCGT	VCCCORE
AL8	VCCGT	VCCGT	VCCCORE
AL9	VCCGT	VCCGT	VCCCORE
AM8	VCCGT	VCCGT	VCCCORE
V2	VCCGT	VCCGT	VCCCORE
Y10	VCCGT	VCCGT	VCCCORE
Y8	VCCGT	VCCGT	VCCCORE




Main Func = CPU

Vinafix.com


(Blanking)

<https://vinafix.com>


1V_CPU_CORE



VCCGT



VCCSA



<https://vinafix.com>

Whiskey Lake U 4+2 Bulk Decoupling Example

Bulk Decoupling Locations	Example	Notes
VCCORE Power Plane at VR output	4x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	2x 220uF (@4.5mO ESR)	Placed at primary side near to VR output

Notes:

- These examples are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.
- Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR bandwidth. Customer should work with respective vendor to validate their VR & bulk decoupling designs to ensure the electrical requirements are met.

Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 1 of 2)

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCORE		42x 1uF 0402/0201	To be placed as close as possible to the vias that connect to the BGA pins.
		14x 10uF 0402	
		9x 22uF 0603	Place as close to the package as possible
	8x 10uF 0402		
	18x 47uF 0805 (6.3V)		Place as close to the package as possible. Can be placed on as either Primary or back side cap.

Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 2 of 2)

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCGT	15x 22uF 0603		Place underneath the package
	4x 47uF 0805 (6.3V)		
		11x 1uF 0402/0201	Place as close to the package as possible
		15x 10uF 0402	
VCCSA		4x 0402	Placeholder only.
		7x 10uF 0402	
	6x 10uF 0402		
	2x 47uF 0805 (6.3V)		
VDDQ			Placeholder Only
		4x 1uF 0402/0201	Place as close to the package as possible.
		3x 10uF 0402	
	1x 22uF 0603		
VCCIO	6x 10uF 0402		Place underneath the package
			Place as close to the package as possible
	4x 0402		Placeholder Only
	1x 1uF 0402		
VCCPLL_OC			Do not merge VCCPLL, VCCPLL_OC and VCCGT to any noisy and high current power rail and do not route them close/adjacent to and reference to, any noisy and high current rail on top and bottom layers - as this may impact to PLL failing to phase lock.
VCCPLL	1x 0.1uF 0201		Place as close as possible to BGA.
		1x 1uF 0402	Place as close as possible to BGA and can be placed on as either Primary or backside cap.
		1x 0805	Placeholder Only.
			Can be placed on as either Primary or back side cap.
VCCGT	1x 1uF 0402		
VCCGTG	1x 1uF 0402		





Notes:

- The 6.3V voltage is for the higher capacitance retention; more 0805 components will be required for a lower voltage capacitor rating. Assumption: VR loop bandwidth ~ 250kHz e.g., 1MHz switching VR.
- Component placement order: Package edge > 0402 caps > 0603 caps > 0805 caps > Bulk caps > Power source.


<Core Design>

SSID = CPU


PCH DERIVED RAILS




U-line 23e 28W
IccMax current-10ms max = 34 A




UNSLICED GT



VCCIO




+VCCMPHYGTAON_1P0 (ICCMAX.=2.12A)



Layout Note:

1uF:
C1174 near N15
C1180 near K15
C1173 near AF20
C1172 near N18
C1175 near AB19
22uF :
C1182 C1184 near N15
10uF:
C1176 near N15


























<Core Design>








CPU (Power CAP2)		
Size A3	Document Number	Rev
Mockingbird CML		SC
Date: Monday, December 09, 2019	Sheet 11 of 106	






Main Func
= MEMORY



Main Func
= MEMORY





https://www.viafix.com



(Blanking)
<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title DDR (RSVD) (DDR4-CHA1)		
Size A4	Document Number Mockingbird CML	Rev SC
Date: Monday, December 09, 2019		Sheet 14 of 106




<https://vinafix.com>












Table 24-2. PCI Express* Port Feature Details

SKL	Max Device (Ports)	Max Lanes	PCIe* Gen Type	Encoding	Transfer Rate (MT/s)	Theoretical Max Bandwidth (GB/s)		
						x1	x2	x4
U	6	12	1	8b/10b	2500	0.25	0.50	1.00
				8b/10b	5000	0.50	1.00	2.00
				128b/130b	8000	1.00	2.00	3.94
Y	5	10	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00




PCH-LP	PCIe* Controller #1				PCIe* Controller #2				PCIe* Controller #3				PCIe* Controller #4			
	Flex I/O Lane				Flex I/O Lane				Flex I/O Lane				Flex I/O Lane			
Premium-U	1x4	1x4	1x4	1x4	1x4	1x4	1x4	1x4	1x4	1x4	1x4	1x4	1x4	1x4	1x4	1x4
	1x4 LR	1x4 LR	1x4 LR	1x4 LR	1x4 LR	1x4 LR	1x4 LR	1x4 LR	1x4 LR	1x4 LR	1x4 LR	1x4 LR	1x4 LR	1x4 LR	1x4 LR	1x4 LR
	2x2	2x2	2x2	2x2	2x2	2x2	2x2	2x2	2x2	2x2	2x2	2x2	2x2	2x2	2x2	2x2
	2x2+2x1	2x2+2x1	2x2+2x1	2x2+2x1	2x2+2x1	2x2+2x1	2x2+2x1	2x2+2x1	2x2+2x1	2x2+2x1	2x2+2x1	2x2+2x1	2x2+2x1	2x2+2x1	2x2+2x1	2x2+2x1
	2x1+2x1	2x1+2x1	2x1+2x1	2x1+2x1	2x1+2x1	2x1+2x1	2x1+2x1	2x1+2x1	2x1+2x1	2x1+2x1	2x1+2x1	2x1+2x1	2x1+2x1	2x1+2x1	2x1+2x1	2x1+2x1
	4x2	4x2	4x2	4x2	4x2	4x2	4x2	4x2	4x2	4x2	4x2	4x2	4x2	4x2	4x2	4x2

Table 1-3. PCH HSI0 Detail																
SKU	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Mainstream/Base-U	USB 3.1 Gen 1	USB 3.1 Gen 1	USB 3.1 Gen 1	USB 3.1 Gen 1	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*
Premium-U	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1
Premium-Y	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1







SSID = PCH




HDA_SYNC_CODECD R1908 1 2 0R0402-PAD HDA_SYNC_CPU

R1920~R1921 need to close for merge prepare




0513




[21,55] LCD_CBL_DET# >>>_____


[24] NB_MODE# <<<_____



SA-20190807




	H(10K)	L(10K)
VRAM_ID2	UMA	OPS
BOARD_ID2	2IN1	CLAM
BOARD_ID1	CNL	WHL-U
NR_MODE#	2IN1	CLAM



(PDG#543016) Ensure that all I2C interface on-board terminations are pulled up to the same voltage rail as the device/end point.

	NB_MODE	LID_CL_SIO_TAB#	
NB Mode	1	1	KB 可以動
Tablet Mode	don't care	0	KB 鎖住
Clam Shell Mode	0	1	KB 鎖住



BOARD_ID[2:1]	Board SKU ID	11	15 DIS interleaved
		10	14 DIS interleaved
		01	15 UMA non interleaved
		00	14 UMA non interleaved

Vinafix.com



Title _____

CPU (UART/I2C/ISH)

Size	Document Number
A2	




A2	Mockingbird CML
----	------------------------

Date: Monday, December 09, 2019 Sheet 20


SSID = PCH

SSID = PCH

- [40] GPPC_H18_BOOTMPC <<<
- [61] WIFI_RF_EN <<<
- [20] BOARD_ID2 <<<
- [15] GPP_H23 >>>
- [15] GPP_H21 <<<
- [61] CNV_WT_CLK_DN >>>
- [61] CNV_WT_CLK_DP >>>
- [61] CNV_WT_DP0 >>>
- [61] CNV_WT_DN1 >>>
- [61] CNV_WT_DP1 >>>
- [61] CNV_WT_DN1 >>>
- [61] CNV_WR_CLK_DN >>>
- [61] CNV_WR_CLK_DP >>>
- [61] CNV_WR_DP0 >>>
- [61] CNV_WR_DN0 >>>
- [61] CNV_WR_DP1 >>>
- [61] CNV_WR_DN1 >>>
- [18] PROJECT_ID0 <<<
- [15] GPD7 <<<
- [62] WWAN_BB_RST# <<<
- [20,62] WWAN_DB_DET# >>>
- [20,55] LCD_CBL_DET# >>>
- [29] SPK_ID >>>
- [55] TOUCH_PANEL_PD# <<<



PROJECT_ID[3:2]	Project Type	11	Inspiron
		10	Vostro
		01	Latitude (Reseved)
		00	N/A
PROJECT_ID[1:0]	Project Series	11	3000 Sereis
		10	5000 Series
		01	7000 Series
		00	N/A



Package Supply	Area	PCN Part shifting power (%)	Value	Size	Quantity	Placement Type (x) Supply (y) (z) Power	Place capacitor(s) unit(s) (z)
V1.05A	VCCA_1P02_1P03	BR12	-	-	-	-	-
	VCCA_OC_1P03	BP14	-	-	-	-	-
	VCCA_SBC_1P03	BR14	-	-	-	-	-
	VCCA_XTAL_1P03	CP5	1uF	0402	1	E	CP5
	VCCDUSB_1P03	CC12	-	-	-	-	-
	VCCPWRM_1P03	BR11, BR14, BP15, BU14, BT22, BP22, BW15, BW19, BY16, CA14, BR30, BV20, BT18, BT19, BU15, BU19	1uF	0402	1	E	BP20
	VCCMHYSTATLLO_5	BR11, BR12, BV12, BT12, BU14	22uF	0603	1	E	BT12, BU12
	VCCAMPVPLL_1P03	BW2	1uF	0402	1	E	BT12
	VCCPWRM_CORE	BU22, BV13, BV16, BV18, BV19, BV20, BW22, BW23, BW27, CA12, CA16, CA18, CA19, CA20, CB22, CB18, CB19	1uF	0402	1	E	BV18, RV12
	V1.05A / V0.53A	VCCPWRM_1P03	CC18, CC19, CD19, CE18, CE19, CE15, CE17	1uF	0402	1	E
V1.0A	VCCPWRM_1P0	CC18, CC19, CD19, CE18, CE19, CE15, CE17	1uF	0402	1	E	CP23, Note 1




Voltage Supply	Area	PCH Pin sharing power rail	Value	Units	Quantity	Placement type (X/Y away from I/O Edge)	Place capacitor(s) near load(s)
V3.3A	VCCPRIM3	C802, C803, CC23, CC23, CC23, CP29BW23, BP23, CB16	0.1uF	0402	1	E	CP29, Note 1
			1uF	0402	1	E	CP29, Note 1
V3.3A/ V1.8A	VCCSP1	BV23	-	-	-	-	-
V3.3A/ V1.5A/ V1.8A	VCC0DA	BT20	-	-	-	-	-
V3.30S W	VCCSDW_GP0	BR34, BT23	1uF	0402	1	E	BR24, Note 1
V3.3RTC	VCCRTC	BR23	0.1uF	0402	1	E	BR23
			1.0uF	0402	1	E	
PCH Internal VRM	VCCSDW_IP05	BT24	1uF	0402	1	E	BT24
	TCRPTCEXT	BP24	1uF	0201	1	E	BP24, Note 1
	VCCDPHV_IP24	BV23, CA23, CP29, BP24, CA24	4.7uF	0402	1	E	CP25

Notes:

- Placeholder only. Does not need to be stuffed.
- Note that some decoupling capacitors are shared between more than 1 rail. Follow the "Place capacitors near bails" instructions above to ensure this sharing is optimized.
- Place capacitors should be placed laterally (max 0.54 mm) from the edge of package.
- For description of (X/Y)away, and (E)Edge decoupling capacitor placement, refer to [Loop Inductance Reduction](#) document.
- Refer to Electromagnetic Interference chapter for recommended placement
- Refer to the vendor requirements for bulk decoupling which will be in addition to the recommendation mentioned in the table above.






Notes:

1. Placeholder only. Does not need to be stuffed.
2. Note that some decoupling capacitors are shared between more than 1 rail. Follow the "Place capacitors near bails" instructions above to ensure this sharing is optimized.
3. Capacitors should be placed less than 100 mils (2.54 mm) from the edge of package.
4. For description of R(runway) and E(edge) decoupling capacitor placement, refer to "Loop Inductance Reduction Decoupling".
5. Refer to Electromagnetic Interference chapter for recommended placement.
6. Refer to the vendor requirements for bulk decoupling which will be in addition to the recommendation mentioned in the table above.



Skylake U Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	Corner BB1
BA1	NCTFVSS	Test Point (TP)	
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	Corner A1
C1	NCTFVSS	Test Point (TP)	
A5	NCTFVSS	Test Point (TP)	
A70	NCTFVSS	Test Point (TP)	Corner A71
A67	NCTFVSS	Test Point (TP)	
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	



Pin Name	Strap Name	Strap define and value	IO Power
GPIO55SHD_CS	BS2_STRAP1	Boot Source Select Strap 1: Use the Shared SPI pins for Boot Source 2	VTR2
GPIO55SHD_CS	BS2_STRAP2	Boot Source Select Strap 2: Use the eSPI Flash Channel for Boot Source 1	VTR2

Note 1: If the eSPI Flash Channel is used for booting, i.e., eSPI Master Attached Flash Sharing (MAFS), the GPIO55SHD_CS pin must be used as RSMRST#. This pin will be driven high by the boot ROM code in order to activate the eSPI Flash channel. In addition, the GPIO55SHD_CS pin must be used as eSPI Flash channel. In addition, the GPIO55SHD_CS pin must be used as eSPI Flash channel. In addition, the GPIO55SHD_CS pin must be used as eSPI Flash channel.




Note 2: If the Shared SPI port is used for booting, then any unused GPIO may be used for RSMRST#.

Note 3: The comparator strap option is an optional feature that may be enabled in OTP to enable the Boot ROM to configure and lock the Comparator pins. If the feature is enabled in OTP, and external pull-up/down is required to determine the default comparator behavior. If the strap option is not enabled in OTP, the COMP_STRAP is not supported and no external pull-up or pull-down required. Application firmware may enable the comparator if supported by the specific package.

2.4.16 SHARED SPI FLASH CHIP SELECT PULL-UP RESISTOR RECOMMENDATION

GPIO55SHD_CS pin is used to determine the boot source (eSPI Flash channel or shared SPI). In addition, the GPIO55SHD_CS pin is used as an indication that the Shared SPI is powered. This pin must be at a high level for the device to load code from the SPI Flash device.

There is generally a requirement for a pull-up resistor on the SHD_CS pin on the board if the Shared SPI Flash interface is used so that the SPI_CS is detected high while RSMRST# is low.





Main Func = SPI Flash

[18,24] SPI_CS_ROM_N1 >>>
[18,24] SPI_CS_ROM_N0 >>>
[18,24,91] SPI_SO_ROM <<<
[18,24,91] SPI_CLK_ROM >>>
[15,18,24,91] SPI_SI_ROM >>>
[15,18,24] SPI_HOLD_ROM <<<
[15,18,24] SPI_WP_ROM <<<

Socket for 16M


SPI Flash ROM1(8M)+ROM2(16MB) for PCH

Layout : SKT251 and U2503 co-lay



Dual SPI0 Devices + TPM Topology Guidelines


The CFL PCH supports TPM through SPI0 bus. The topology below was a full configuration which consist of 2 SPI0 Flash and 1 TPM device. The system can be configured with 1 SPI0 Flash and 1 TPM device.





Segment	Time Type	Reference	Via Count	Max Length, mm		Max Length, mils	
				Segment	Total	Segment	Total
Notes:							
1. R1 Resistor should be 15 ohm for 1.8V and 33 ohm for 3.3V. SPI0_I/O2 and SPI0_I/O3 connection to be pulled up with 1k ohm on R2 resistor.							
2. Number of pins can be allowed.							
3. Reference plane should be Continuous Ground Plane only allowed.							
4. This topology relates to SPI0_I/O2 to I/O3, SPI0_MOSI, SPI0_MISO and SPI0_CLK							
5. Design guideline support up to 50MHz.							

Main Func = RTC

[15,20] RTC_DET# <<<
[24] VCCDSW_EN >>>
[24] RTCRST_ON >>>



0614 Layout HT




<Core Design>

DELL Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.	
Title Flash	
Size A2	Document Number Mockingbird CML
Date Monday, December 09, 2019	Sheet 25 of 108

(Blanking)
<https://vinafix.com>

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Mockingbird CML		Rev SC
Date: Monday, December 09, 2019		Sheet 28 of	106

Main Func = Audio

[27] AUD_SPK_R+ >>> _____
[27] AUD_SPK_R- >>> _____
[27] AUD_SPK_L- >>> _____
[27] AUD_SPK_L+ >>> _____


[21] SPK_ID <<< _____

Layout Note:
Speaker trace width >40mil @ 2W4ohm speaker power



CONN Pin	Net name
Pin1	SPK_L+
Pin2	SPK_L-
Pin3	SPK_R-
Pin4	SPK_R+
Pin5	SPK_DET#
Pin6	GND

SPK_ID Short: 2514
Un-connect: 3209



Vinafix.com


https://vinafix.com

From Codec

[27] MIC2_VREFO >>> _____
[27,29,66] AUD_RING <<< _____
[27] AUD_HP1_JACK_L >>> _____
[27] LINE1_L >>> _____
[27] LINE1_R >>> _____
[27] AUD_HP1_JACK_R >>> _____
[27,29,66] AUD_SLEEVE <<< _____
[27] LINE1_VREFO >>> _____

To IO Board

[27,29,66] AUD_RING <<< _____
[66] AUD_HP1_JACK_L1 <<< _____
[66] AUD_HP1_JACK_R1 <<< _____
[27,29,66] AUD_SLEEVE <<< _____



Universal Jack (Moved to I/O Board)

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title _____

Size A3 Document Number _____ Rev _____

Date: Monday, December 09, 2019 Sheet 29 of 106

Audio IO

Mockingbird CML

SC



(Blanking)

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Mockingbird CML

Rev
SC

Date: Monday, December 09, 2019

Sheet 30 of 106

Main Func = LAN

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN RTL8106

Size	Document Number	Rev
Custom	Mockingbird CML	SC


Date: Monday, December 09, 2019

Sheet 31 of 106

Main Func = LAN

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XFOM&RJ45

Size
A3

Document Number
Mockingbird CML

Rev
SC

Date: Monday, December 09, 2019


Sheet 32 of 106

Main Func = Card Reader

<https://vinafix.com>

Vinafix.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Card Reader-RTS5170			
Size	Document Number		Rev
A4	Mockingbird CML		SC
Date: Monday, December 09, 2019		Sheet 33 of	106

Main Func = USB2.0

<https://vinafix.com>



Main Func = USB3.0 Port1

[24.66] USB_PWR_EN# <<< _____


[16.36] USB_OC2# <<< _____

[36] USB1_USB20_N <<>> _____
[36] USB1_USB20_P <<>> _____

[16] USB1_USB30_TX_N <<>> _____
[16] USB1_USB30_TX_P <<>> _____
[16] USB1_USB30_RX_N <<>> _____
[16] USB1_USB30_RX_P <<>> _____





Stuff for ESD R2 spec



<https://vinafix.com>

USB3.0 Port 1

Layout Note: Close USB3




Main Func = USB3.0 Port2



(Blanking)

<https://vinafix.com>


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB3.0 PORT			
Size	Document Number		Rev
A4	Mockingbird CML		SC
Date:	Monday, December 09, 2019	Sheet 37 of	106

(Blanking)

<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Mockingbird CML		SC
Date:	Monday, December 09, 2019		Sheet 38 of 106

<https://vinafix.com>

5

4

3

2

1

D

D

C

C

B


B

A

A

<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Connected_Standby(1/2)+DS3			
Size A4	Document Number Mockingbird CML		Rev SC
Date: Monday, December 09, 2019		Sheet 41 of	106

5

4

3

2

1

(Blanking)

<https://vinafix.com>



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Connected_Standby(2/2)			
Size A4	Document Number Mockingbird CML		Rev SC
Date: Monday, December 09, 2019	Sheet	42 of	106

[44,55] +DC_IN <<<————


0724 TypeC only






<https://vinafix.com>

[24,44] PSAT_PRES# <<>>


[illegible]

[illegible]


PROG-NO RESISTANCE (KΩ)			CELL #	DEFAULT SWITCHING FREQUENCY	Autonomous charging	DEFAULT ACQUIRES RAG(A)
MIN	5% MAX	MAX				
8.45			1	733Hz	No	1.5
14.7			1	1MHz	No	1.5
28.0			1	1MHz	No	0.476
28.0			1	733Hz	Yes	0.476
35.7			1	733Hz	Yes	1.5
43.2			2	733Hz	Yes	1.5
52.3			1	733Hz	Yes	0.476
61.9			1	1MHz	No	0.476
72.5			1	No	No	0.476
72.5			1	733Hz	No	1.5
93.1			1	733Hz	No	0.476
105			3	733Hz	No	0.476
118			1	733Hz	No	1.5
133			1	1MHz	No	1.5
147			1	1MHz	No	0.476
162			1	733Hz	Yes	0.476
178			1	733Hz	Yes	1.5
195			4	733Hz	Yes	1.5
216			1	733Hz	Yes	0.476
237			1	1MHz	No	0.476
261			1	1MHz	No	1.5
297			1	733Hz	No	1.5
318			1	733Hz	No	0.476
346			1	733Hz	No	0.476



TypeC Prochot
Follow customer circuits




CHECK EE
follow customer circuits.




```
SSID = PWR.Plane.Regulator_5V
```

OFFPAGE-Signal

OFFPAGE-GAP




SY8288C For 5V




```
SSID = PWR.Plane.Regulator_3D3V
```

OFFPAGE-Signal

OFFPAGE-GAP




TPS51393 For 3D3V



AOZ5516Q For VCCGT

For acoustic noise



1V_VCCGT


Date: Monday, December 09, 2019 Sheet 48 of 106

RSVD

<https://vinafix.com>


Vinafix.com

<Core Design>


		Wistron Corporation <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title <i>POWER (CPU VCCGTS RSVD)</i>			
Size A3	Document Number <i>Mockingbird CML</i>		Rev <i>SC</i>
Date: Monday, December 09, 2019		Sheet 49	of 106

ISL95808 For VCCSA

OFFPAGE



```
[46] PWR_VCCSA_PWM    >>>_____
[46] PWR_VCCSA_FCCM    >>>_____
[46] PWR_VCCSA_ISUMP    <<<_____
[46] PWR_VCCSA_ISUMN    <<<_____
```



If no need support PS4 mode
please change to ISL6208C
74.06208.B73



SKL_U22_15W
Icc(max)=4.5A
TDC=3.7A

Confirm with EE
22uF/0805 total 6pcs
(78.22610.L2L)

Cyntec. 7mm x 7mm x 3mm
DCR: 4~4.2 mohm
Idc : 17.5A , Isat : 26A

The diagram shows three signals over time:

- S5** (PM_SLP_S4#): A blue signal that is high (indicated by a red line) and has a label [17] 0.66.
- S3** (SM_PGNTL_R): A blue signal that is high (indicated by a red line) and has a label [5].
- PH on EE Side** (1D2V_VTT_PWROD): A blue signal that is low (indicated by a red line) and has a label [40].



<https://vinafix.com>





OFFPAGE-Signal

PH on EE Side



OFFPAGE-GAP




<Core Design>


DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
POWER (TPS51397_1D05V)			
Size	Document Number	Rev	
Custom	Mockingbird CML-U	sc	
Date:	Monday, December 09, 2019	Sheet	52 of 105

Main Func = 1D8V


OFFPAGE



OFFPAGE_GAP



APL5934 for 1D8V




APL5934 need <1.8W
Icc (max)=0.95A
Design Current=0.82A

Vinafix.com

Main Func = 2D5V/ 1D8V

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

054_LDO-V1D8V&2D5V

Size

A3

Document Number

Mockingbird CML

Rev

SC


Date: Monday, December 09, 2019

Sheet 54 of 106

Main Func = CRT

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT(Reserved)

Size

A3

Document Number

Mockingbird CML

Rev



SC

Date: Monday, December 09, 2019



Sheet 56 of 106

SSID = HDMI Level Shifter/Connector


[4] HDMI_DDI_TX_N0 >>>
 [4] HDMI_DDI_TX_P0 >>>
 [4] HDMI_DDI_TX_N1 >>>
 [4] HDMI_DDI_TX_P1 >>>
 [4] HDMI_DDI_TX_N2 >>>
 [4] HDMI_DDI_TX_P2 >>>
 [4] HDMI_DDI_TX_N3 >>>
 [4] HDMI_DDI_TX_P3 >>>
 [4] HDMI_SCL_CPU >>>
 [4] HDMI_SDA_CPU <<<
 [4] HDMI_HPD_CPU <<<



EMI Request:



Vinafix.com




<Core Design>

DELL		Wistron Corporation	
21F, 8th, Sec.3, Hei Tai Wu Rd., Hsichai, Taipei 105, Taiwan, R.O.C.			
Title		HDMI	
Size	Custom	Document Number	Mockingbird CML
Date	Monday, December 09, 2019	Sheet	57 of 106

(Blanking)

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
(Reserved)

Size
A3

Document Number
Mockingbird CML

Rev
SC

Date: Monday, December 09, 2019

Sheet 58 of 106



(Blanking)

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)		
Size	Document Number				Rev
A3	Mockingbird CML				SC
Date: Monday, December 03, 2019			Sheet	59	of 106


HDD

[70] FFS_INT2_O >>> _____
[16.60] HDD_DEVSLP >>> _____


[16] HDD_SATA_TX_P >>> _____
[16] HDD_SATA_TX_N >>> _____

[16] HDD_SATA_RX_P <<< _____
[16] HDD_SATA_RX_N <<< _____


[16.60] HDD_DEVSLP <<< _____
[18] HDD_DET# <<< _____




COLAY WITH:R1611/R1612/R1607/R1608



HDD POWER



SATA HDD Connector



Main Func = WLAN

PCIE

[16] WLAN_PCIE_TX_N >>>—
[16] WLAN_PCIE_TX_P >>>—
[16] WLAN_PCIE_RX_N <<<—
[16] WLAN_PCIE_RX_P <<<—

PCIE_CLK

[18] WLAN_CLK_CPU_N >>>—
[18] WLAN_CLK_CPU_P >>>—
[18] WLAN_CLKREQ_CPU_N <<<—

USB2.0

[16] BT_USB20_P >>>—
[16] BT_USB20_N <<<—

Single end

[3] BLUETOOTH_EN >>>—

[21] WIFI_RF_EN >>>—
[40,62,63,66,76,91] PLT_RST# >>>—
[18,24] SUS_CLK >>>—

Debug

[24,68] HOST_DEBUG_TX >>—

Power EN (Madesimo)

[19] BT_PCMOUT_CLKREQ0 >>>—
[19] BT_PCMFRM_CRF_RST_N >>>—



[21] CNV_WT_DN0 >>>—
[21] CNV_WT_DP0 >>>—
[21] CNV_WT_DN1 >>>—
[21] CNV_WT_DP1 >>>—
[21] CNV_WT_CLK_DN >>>—
[21] CNV_WT_CLK_DP >>>—

[21] CNV_WR_DN0 <<<—
[21] CNV_WR_DP0 <<<—
[21] CNV_WR_DN1 <<<—
[21] CNV_WR_DP1 <<<—
[21] CNV_WR_CLK_DN <<<—
[21] CNV_WR_CLK_DP <<<—


[15,20] CNV_RGI_DT_R >>>—
[20] CNV_BRI_DT_R >>>—
[20] CNV_BRI_RSP <<<—
[20] CNV_RGI_RSP <<<—

[18] JIO3_PCIE_WAKE# >>—
[18] CLKN_XTAL_LCP_R >>—

SA-20190807



AFTE14P-GP	AFTP6101	1	3D3V_WLAN
AFTE14P-GP	AFTP6105	1	WLAN_CLKREQ_CPU_N
AFTE14P-GP	AFTP6106	1	WIFI_RF_EN_R
AFTE14P-GP	AFTP6107	1	BLUETOOTH_EN_R
AFTE14P-GP	AFTP6108	1	PLT_RST#
AFTE14P-GP	AFTP6109	1	BT_USB20_CON_N
AFTE14P-GP	AFTP6110	1	BT_USB20_CON_P
AFTE14P-GP	AFTP6608	1	JIO3_PCIE_WAKE#



BT_USB20_CON_P R6111 1 2 0R0402-PAD BT_USB20_P


BT_USB20_CON_N R6110 1 2 0R0402-PAD BT_USB20_N

<Core Design>




Title		
NGFF WLAN CONN		
Size	Document Number	Rev
A3	Mockingbird CML	SC
Date:	Monday, December 03, 2019	Sheet 61 of 106

Main Func = WWAN



[16] DUAL_BOOT_EVENT# >>> _____




Vinafix.com

<https://vinafix.com>


Main Func = Power BTN

[20,24,66] LID_CL_SIO# <<< _____
[24] KBC_PWRBTN# <<< _____
[66] KBC_PWRBTN#_R <<< _____



0614 Layout HT

Power button




Layout note:
G6401 place to bottom
G6402 place to top

Main Func = Battery LED

Low activated from KBC GPIO

[24,66] LED_MASK# >>> _____
[24] CHG_AMBER_LED# >>> _____
[24] BATT_WHITE_LED# >>> _____



0614 Layout HT


Battery LED1 (AMBER_LED)

0614 Layout HT

Battery LED2 (WHITE_LED)


Main Func = HDD LED

[24] MASK_SATA_LED# >>> _____
[16] SATA_LED# >>> _____
[63] M2_PCE_LED# <<< _____



Main Func = M-BIST

[17] PM_RSMRST# >>> _____
[24] M_BIST >>> _____
[24,44] HW_ACAV_IN >>> _____



<Core Design>

Main Func = KB


0513

[24] CAP_LED#_R >>>-

[20] KB_DET# <<<_____

[19] KB_LED_BL_DET <<<_____

[24] KB_LED_PWM >>>-




[24] KS[0..7] << >> KS[0]


KS3
KS4
KS5

KS15
KS16
KS17


Keyboard Backlight (Reserved)



CAP LED Control
LOW actived from KBC GPIO



Internal Keyboard Connector




Main Func = TPAD




Vinafix.com

<https://vinafix.com>


Need to check if it is Active High or Active Low
and check if there is PH on TPAD side.



Support PTP



Precision Touch Pad Connector



Pin number	Pin name
1	VDD
2	DAT (I2C)
3	CLK (I2C)
4	GND
5	ATTN
6	GPIO
7	DAT (PS2)
8	CLK (PS2)

FP

```



[16] FPI_US2SD0_N  <<<<=====
[16] FPI_US2SD0_P  <<<<=====

[24] FPR_SCAN#  >>>>=====

[64] KBC_PWRITE#_R <<<<=====

[17:05:51] DMA_0_0_0 >>>>=====

```



Main Func = HALL SENSOR

<https://vinafix.com>

Main Func = Debug


ESPI

[18,24] ESPI_CLK >>>
[18,24] ESPI_RESET# >>>
[18,24] ESPI_CS# >>>

[18,24] ESPI_IO[3..0] <<<
ESPI_IO3
ESPI_IO2
ESPI_IO1
ESPI_IO0

UART

[24] HOST_DEBUG_TX >>>
[20] UART_2_CTXD_DRXD >>>
[20] UART_2_CRXD_DTXD <<<




<https://vinafix.com>

(Blanking)

<https://vinafix.com>

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Mockingbird CML		Rev SC
Date: Monday, December 09, 2019		Sheet 69 of	106

SSID = User.interface

Mantis Accelerometer for adaptive thermal and HDD protection


The slave address (SAD) associated to the **LNG2DM** is 010100xb. The **SDO/SA0** pad can be used to modify the least significant bit of the device **address**. If the SA0 pad is connected to a voltage supply, LSB is '1' (address 0101001b) or, if the SA0 pad is connected to ground, the LSB value is '0' (address 0101000b). This solution permits two different accelerometers to be connected and addressed to the same I²C lines.

Free Fall Sensor + G Sensor




Note:

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



<https://vinafix.com>



Note:

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

(Blanking)


<https://vinafix.com>

Vinafix.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size A4	Document Number Mockingbird CML		Rev SC
Date: Monday, December 09, 2019		Sheet 71 of	106


```
[72] PD_VBUS_C_CTRL1 >>>—
[72] VBUS_P_CTRL >>>—
[24] TYPEC_DCIN1_EN# >>>—
[44] VCCPD_VBUS_ACK >>>—
[72] NX5P3363_FO <<<—
```




(Blanking)

<https://vinafix.com>



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Mockingbird CML	SC

Date: Monday, December 09, 2019	Sheet 75 of 106
---------------------------------	-----------------

- [18] GFX_CLK_CPU_P
- [18] GFX_CLK_CPU_N
- [3] DGPU_HOLD_RST#
- [17:42:81:82:83:84:91] PLT_RST#
- [85] VSACORE_VDD_SENSE_1
- [85] VSACORE_GND_SENSE_1
- [18] CLK_PCIE_PEG_REQ
- [18] GFX_PCIE_RX_P0
- [18] GFX_PCIE_RX_N0
- [18] GFX_PCIE_TX_P0
- [18] GFX_PCIE_TX_N0
- [18] GFX_PCIE_RX_P1
- [18] GFX_PCIE_RX_N1
- [18] GFX_PCIE_TX_P1
- [18] GFX_PCIE_TX_N1

0508





Figure 11. GC6 2.1 High-Level Signal Connections Concept (w/o GPIO Swizzling)

Note: It is critical that the GPU's OVERT output be routed directly to the voltage regulator complex enable (EN) input so that the GPU can trigger a shutdown.




Table 6. PEX Core and IO Supply Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population	N16	N17	Location
N16 PEX_DVDD (N17 PEX_DVDD) Supply Rail						
GB2B-44, GB2C-44	1.0 μ F	X65	0402	1	1	Under GPU
	4.7 μ F	X65	0403	0	1	Under GPU
	4.7 μ F	X65	0403	0	2	Near GPU
	10 μ F	X65	0805	0	2	Midway between GPU and Power Supply
	22 μ F	X65	0805	0	1	Midway between GPU and Power Supply
N16 PEX_IOVDD (N17 PEX_IOVDD) Supply Rail						
GB2B-44, GB2C-44	1.0 μ F	X65	0402	1	4	Under GPU
	4.7 μ F	X65	0403	1	2	Near GPU
	10 μ F	X65	0805LP	1	2	Midway between GPU and Power Supply
	22 μ F	X65	0805LP	1	1	Midway between GPU and Power Supply

GPU	Capacitor Type	Footprint	Population	N16	N17	Location
PEX_PL_L_HVDD Supply Rail						
GB2B-44, GB2C-44	0.1 μ F	X7R	0402	1	1	Near GPU

Core Design

Wistron Corporation
21 F, 8th, Sec. 1, Hsin-Tai Rd, Hsinchu, Taiwan 305, Taiwan, R.O.C.


DELL


GPU(1/5)PEG

Document Number: **Mockingbird CML**


Rev: 1.0

Page: 78 of 128






[8] GPU_EVENTA >>>
 [8,8] GPG2_GCG_PWR_EN <<<
 [8,4] GPG10T1 <<<
 [9] GPG10_PWR_EN <<<
 [8] VGA_CORE_VD <<<
 [8] GCG_FB_EN <<<
 [18,2,8] CPU_SMB_SCL_P1 <<<
 [18,2,8] CPU_SMB_SCL_P1 <<<



Main Func = dGPU





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title _____

Size Custom	Document Number Mockingbird CML	Rev S
----------------	---	-----------------

Date: Monday, December 09, 2019 Sheet 80 of 106



SSID = VRAM



Frame Buffer Partition A-Upper Half


FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low



<https://vinafix.com>

Mirrored(MF=1)



Byte 7
56~63


Byte 6
48~55

Byte 5
40~47

Byte 4
32~39

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM5,6 (3/4)

Size

A3

Document Number

Mockingbird CML

Date

Monday, December 09, 2019


Rev

SC

Sheet 83 of 106

<https://vinafix.com>

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM7,8 (4/4)

Size
A3

Document Number
Mockingbird CML

Rev
SC

Date: Monday, December 03, 2019

Sheet 84 of 106

The diagram illustrates the connections for the PH on the EE side. It shows the following components and their interconnections:

- PH on EE side** (left side):
 - [76] VGA_CORE_PSI (connected to PH0544)
 - [76] VGA_CORE_VID (connected to PH0545)
 - [76] VGACORE_VCO_SENS1_E (connected to PH0542)
 - [76] VGACORE_GND_SENS1_E (connected to PH0543)
- PH on EE side** (right side):
 - PH0544 (connected to PHWR_VGA_NVVIDEO_PSI)
 - PH0545 (connected to PHWR_VGA_NVVIDEO_VID)
 - PH0542 (connected to PHWR_VGA_NVVIDEO_VSEN1)
 - PH0543 (connected to PHWR_VGA_NVVIDEO_VSEN1)
- PH on EE side** (bottom):
 - PH0544 (connected to PHWR_VGA_NVVIDEO_PSI)


The connections are labeled with the following text:

- PH0544 (connected to PHWR_VGA_NVVIDEO_PSI)
- PH0545 (connected to PHWR_VGA_NVVIDEO_VID)
- PH0542 (connected to PHWR_VGA_NVVIDEO_VSEN1)
- PH0543 (connected to PHWR_VGA_NVVIDEO_VSEN1)
- PHWR_VGA_NVVIDEO_PSI
- PHWR_VGA_NVVIDEO_VID
- PHWR_VGA_NVVIDEO_VSEN1
- PHWR_VGA_NVVIDEO_VSEN1
- PHWR_VGA_NVVIDEO_PSI

Figure 8.8 GC2.1: Voltage Regulator Complex Signal Connection

[illegible]

Operation Phase Number	PSI Voltage Setting
1phase with DEM	0V to 0.4V
1phase with CCM	0.7V to 0.88V
2phase with DEM	1.08V to 1.35V
2phase with CCM	1.6V to 5.5V



Main Func = dGPU

<https://vinafix.com>

Vinafix.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Mockingbird CML

Rev
SC

Date: Monday, December 09, 2019Sheet 87 of 106

(Blanking)
<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number <i>Mockingbird CML</i>		Rev <i>SC</i>
Date:	Monday, December 09, 2019		Sheet 88 of 106


Main Func = EMI Capacitors



For acoustic noise


Main Func = EMI Capacitors

Mind the voltage rating of the caps.



Main Func = RF Capacitors

Mind the voltage rating of the caps.



(Blanking)





<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number <i>Mockingbird CML</i>		Rev <i>SC</i>
Date: Monday, December 09, 2019		Sheet 90	of 106

Main Func = TPM

- [7,40,61,62,63,66,76] PLT_RST# >>>
- [18,24,25] SPI_CLK_ROM >>>
- [15,18,24,25] SPI_SI_ROM >>>
- [18,24,25] SPI_SO_ROM >>>
- [18] SPI_CS_ROM_N2 >>>
- [20] PIRQA# >>>
- [18] TPM_SPI_IRQ# >>>



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **INT IO (TPM)**

Size A4	Document Number Mockingbird CML	Rev SC
------------	---	------------------


Date: Monday, December 09, 2019 Sheet 91 of 106

SSID = Finger Print

Vinafix.com

https://vinafix.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print

Size

A3

Document Number

Mockingbird CML

Date: Monday, December 09, 2019

Rev

SC

Sheet

92


 of

106

(Blanking)

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Mockingbird CML

Rev
SC

Date: Monday, December 09, 2019

Sheet 93 of 106

(Blanking)

<https://vinafix.com>

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)		
Size	Document Number				Rev
A3	Mockingbird CML				SC
Date: Monday, December 09, 2019			Sheet	94	of 106

(Blanking)
<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Mockingbird CML

Date: Monday, December 09, 2019

Rev
SC

Sheet 95 of 106

(Blanking)
<https://vinafix.com>

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Mockingbird CML		Rev SC
Date: Monday, December 09, 2019		Sheet 96	of 106



(Blanking)


<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>LVDS Switch</i>			
Size A4	Document Number Mockingbird CML		Rev SC
Date:	Monday, December 09, 2019		Sheet 97 of 106

Main Func = Firmware SW

[19] ME_FWP_SW>>>
[24] ME_FWP <<<




<https://vinafix.com>


	3	1
ME_FWP	LOW	HIGH
	Normal Operation (Default)	Override

<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Debug (XDP debug)</i>			
Size A4	Document Number <i>Mockingbird CML</i>		Rev <i>SC</i>
Date: Monday, December 09, 2019		Sheet 99 of	106

CLK Block Diagram



[illegible][illegible]

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47																																																					

Change History

Size	A3
------	----

Document Number

Mockingbird CML


Rev

SC


Date: Monday, December 09, 2019

Sheet 101 of 106


Figure 12-19.WHL-U Timing Diagram for G3 to S0/M0 [Non-Deep Sx Platform]




For DDR4 power sequence




KBL-U/Y Timing Diagram for G3 to S0/M0 [Non Deep Sx Platform]




NV N17S GPU Power Down sequence




Tulip Skylake POWER UP SEQUENCE DIAGRAM (NON Deep Sx Platform)




NV N17S GPU Power ON sequence







PCH SMBus Block Diagram




KBC SMBus Block Diagram




Thermal Block Diagram



Audio Block Diagram





<https://vinafix.com>

