

Mockingbird-N/V/L 14/15_CML & Hellcat14/15_CML UMA Schematic

2019/12/09

<https://vinafix.com>
REV : SC

DY : None Installed
UMA: UMA only installed
OPS: DISCRTE OPTIMUS installed

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number


Mockingbird_CML

Rev
SC

Date: Monday, December 09, 2019


Sheet 1 of 105

Mockingbird N/V/L/HellCat CML Block Diagram



15 CFG3 <<< _____



15 CFG4 <<< _____





<https://vinafix.com>

SSID = CPU

46 VSSA_SENSE <<<
46 VCCSA_SENSE <<<
46 VCCGT_SENSE <<<
46 VSSGT_SENSE <<<



E3 VCCGT_SENSE
D2 VSSGT_SENSE



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (VDDQ/VCC/VCCST/VCCSTG)**

Size: A3	Document Number: Mockingbird_CML	Rev: SC
Date: Monday, December 09, 2019	Sheet: 8	of: 105

(Blanking)

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RSVD)

Size

A3

Document Number

Mockingbird_CML

Date: Monday, December 09, 2019

Rev

SC

Sheet

9


 of

105

1V_CPU_CORE


1V_CPU_CORE

220 0603 x 32




VCCGT

220 0603 x 32 (6 DY)



VCCSA

220 0603 x 6 (1DY)



Whiskey Lake U 4+2 Bulk Decoupling Example

Bulk Decoupling Locations	Example	Notes
VCCORE Power Plane at VR output	4x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	2x 220uF (@4.5mO ESR)	Placed at primary side near to VR output

Notes:

- These examples are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.
- Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR bandwidth. Customer should work with respective vendor to validate their VR & bulk decoupling designs to ensure the electrical requirements are met.

Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 1 of 2)

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCORE		42x 1uF 0402/0201	To be placed as close as possible to the vias that connect to the BGA pins.
		14x 10uF 0402	
		9x 22uF 0603	
	8x 10uF 0402		Place as close to the package as possible
	18x 47uF 0805 (6.3V)		Place as close to the package as possible. Can be placed on as either Primary or back side cap.

Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 2 of 2)

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCGT	15x 22uF 0603 (6.3V)		Place underneath the package
	4x 47uF 0805 (6.3V)		
		11x 1uF 0402/0201	Place as close to the package as possible
		15x 10uF 0402	
VCCSA		4x 0402	Placeholder only.
	6x 10uF 0402		
	2x 47uF 0805 (6.3V)		
	2x 0805		Placeholder Only
VDDQ		4x 1uF 0402/0201	Place as close to the package as possible.
	1x 22uF 0603		
	6x 10uF 0402		
VCCIO	4x 1uF 0201		Place underneath the package
	6x 10uF 0402		Place as close to the package as possible
	4x 0402		Placeholder Only
VCCIN_L0C	1x 1uF 0402		Do not merge VCCIN_L0C and VCCIN to any noisy and high current power rail and do not route them close/parallel to the power rail on top and bottom layers - as this may impact to PLL failing to phase lock.
VCCPLL	1x 0.1uF 0201		Place as close as possible to BGA.
	1x 1uF 0402		Place as close as possible to BGA and can be placed on as either Primary or back side cap.
	1x 0805		Placeholder Only.
VCCGT	1x 1uF 0402		Can be placed on as either Primary or back side cap.
VCCINM	1x 1uF 0402		

Notes:

- The 6.3V voltage is for the higher capacitance retention; more 0805 components will be required for a 6.3V voltage retention; more 0805 components will be required for a 6.3V voltage retention.
- Component placement order: Package edge > 0402 caps > 0603 caps > 0805 caps > Bulk caps > Power source.

Core Design



Wistron Corporation
2/F, 48, Sec. 1, Hsin Yu Rd., Hsinchu, Taiwan 305, R.O.C.







Doc Number	Doc Title
Wistron Power Cap	Wistron Power Cap

SSID = CPU


PCH DERIVED RAILS

UNSLICED GT

VCCIO














Layout Note:
1uF:
C1174 near N15
C1180 near K15
C1173 near AF20
C1172 near N18
C1175 near AB19
22uF :
C1182 C1184 near N15
10uF:
C1176 near N15








Vinafix.com

U-line 23e 28W
IccMax current-10ms max = 34 A

SSID = MEMORY




SSID = MEMORY



(Blanking)
<https://vinafix.com>

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DDR (RSVD) (DDR4-CHA1)					
Size A4		Document Number Mockingbird_CML			Rev SC
Date: Monday, December 09, 2019			Sheet 14 of 105		



#543016:
220 nF nominal capacitors are recommended for Gen 2.
100 nF nominal capacitors are recommended for Gen 2.

#545659: The xHCI controller supports USB Debug port on all USB3.0 capable ports.

61 WLAN_PCIE_RX_N
62 WLAN_PCIE_RX_P
63 WLAN_PCIE_TX_N
64 WLAN_PCIE_TX_P
65 HSD_SATA_RX_N
66 HSD_SATA_RX_P
67 HSD_SATA_TX_N
68 HSD_SATA_TX_P
69 HSD_DEVELOP

SSD1 0510
61 SSD_PCIE_RX_P1
62 SSD_PCIE_RX_P2
63 SSD_PCIE_TX_P1
64 SSD_PCIE_TX_P2
65 SSD_PCIE_RX_N1
66 SSD_PCIE_RX_N2
67 SSD_PCIE_TX_N1
68 SSD_PCIE_TX_N2
69 SSD_PCIE_RX_P3
70 SSD_PCIE_RX_P4
71 SSD_PCIE_TX_P3
72 SSD_PCIE_TX_P4
73 SSD_PCIE_RX_N3
74 SSD_PCIE_RX_N4
75 SSD_PCIE_TX_N3
76 SSD_PCIE_TX_N4
77 SSD_PCIE_RX_P5
78 SSD_PCIE_RX_P6
79 SSD_PCIE_TX_P5
80 SSD_PCIE_TX_P6
81 SSD_PCIE_RX_N5
82 SSD_PCIE_RX_N6
83 SSD_PCIE_TX_N5
84 SSD_PCIE_TX_N6
85 SSD_DEVELOP
86 SSD_RESET

65 USB1_USB0_RX_N
66 USB1_USB0_RX_P
67 USB1_USB0_TX_N
68 USB1_USB0_TX_P
69 USB2_USB0_RX_N
70 USB2_USB0_RX_P
71 USB2_USB0_TX_N
72 USB2_USB0_TX_P
73 USB3_USB0_RX_N
74 USB3_USB0_RX_P
75 USB3_USB0_TX_N
76 USB3_USB0_TX_P

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX
71 USB4_USB0_RX_N
72 USB4_USB0_RX_P
73 USB4_USB0_TX_N
74 USB4_USB0_TX_P

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

65 USB1_CHAM_N
66 USB1_CHAM_P
67 USB2_CHAM_N
68 USB2_CHAM_P
69 FPM_USB0_TX
70 FPM_USB0_RX

COLAY WITH:
8 PCS RESISTORS ON CPU SIDE

SSD2

HDD1

SSD1

Layout Note:

1. Trace Width: 4 mils min (breakout) 12-15 mils (trace)
2. Isolation Spacing: At least 12 mils to any adjacent high speed I/O.

#545659: When used as DEVSLP, no external pull-up or pull-down termination required from DATA HOST DEVELOP.

#543016: When used as DEVSLP, no external pull-up or pull-down termination required from DATA HOST DEVELOP.

<https://vinafix.com>

Table 24-2. PCI Express* Port Feature Details

SKL	Max Device (Ports)	Max Lanes	PCIe* Gen Type	Encoding	Transfer Rate (MT/s)	Theoretical Max Bandwidth (GB/s)	x1	x2	x4
U	6	12	1	8b/10b	2500	0.25	0.50	1.00	
			2	8b/10b	5000	0.50	1.00	2.00	
			3	128b/130b	8000	1.00	2.00	3.94	
Y	5	10	1	8b/10b	2500	0.25	0.50	1.00	
			2	8b/10b	5000	0.50	1.00	2.00	

PCH-LP	PCIe* Controller #1								PCIe* Controller #2								PCIe* Controller #3				PCIe* Controller #4							
	Cycle Router #2								Cycle Router #3				Cycle Router #4															
Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15												
PCIe* Lane	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16												
Premium-U	1x4	RP1				RP5				RP9				RP13														
	1x4 LR	RP1				RP5				RP9				RP13														
	2x2	RP1	RP2	RP3	RP4	RP5	RP6	RP7	RP8	RP9	RP11	RP12	RP13	RP15	RP16													
	1x2+2x1	RP1	RP2	RP3	RP4	RP5	RP6	RP7	RP8	RP9	RP11	RP12	RP13	RP15	RP16													
	2x1+2x1	RP4	RP3	RP1	RP2	RP7	RP6	RP5	RP8	RP9	RP11	RP5	RP15	RP13	RP16													
4x1	RP1	RP2	RP3	RP4	RP5	RP6	RP7	RP8	RP9	RP10	RP11	RP12	RP13	RP14	RP15	RP16												







Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
High Speed I/O (HSIO) Type and Lane	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
Intel® RST Support	No Support	No Support	No Support	No Support	No Support	No Support	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

Table 1-3. PCH HSIO Detail


SKU	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Mainstream/Base-U	USB 3.1 Gen 1	USB 3.1 Gen 1	USB 3.1 Gen 1	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*	PCIe*
Premium-U	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1
Premium-Y	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1	PCIe*/USB 3.1 Gen 1


©2014 Dell

Wistron Corporation
2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501






SSID = CPU







0513



MEC1515 Cancel GPIO

TPAD

Touch panel




(PDG#543016) Ensure that all I2C interface on-board terminations are pulled up to the same voltage rail as the device/end point.




<https://vinafix.com>

	Board ID2	Board ID1
14 UMA non interleaved	0	0
15 UMA non interleaved	0	1
14 DIS interleaved	1	0
15 DIS interleaved	1	1

WWAN_DB_DET#







Skylake U Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	Corner BB1
BA1	NCTFVSS	Test Point (TP)	
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	Corner A1
C1	NCTFVSS	Test Point (TP)	
A5	NCTFVSS	Test Point (TP)	
A70	NCTFVSS	Test Point (TP)	Corner A71
A67	NCTFVSS	Test Point (TP)	
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	

«Core Design»

**Wistron Corporation**
21F, 8R, Sec. 1, Hsin Tai Wu Rd., Hsuehshui,
Taipei Hsien 221, Taiwan, R.O.C.

File
PCH (VSS)

Size
A2

Document Number
Mockingbird_CML

Rev
SC

Date
Monday, December 09, 2019


Sheet
22

of
105



SSID = SPI Flash

18,24 SPI_CS_ROM_N1 >>>
18,24 SPI_CS_ROM_N0 >>>
18,24,91 SPI_SO_ROM <<<
18,24,91 SPI_CLK_ROM >>>
15,18,24,91 SPI_SI_ROM >>>
15,18,24 SPI_HOLD_ROM <<<
15,18,24 SPI_WP_ROM <<<

Socket for 16M




Layout : SKT251 and U2503 co-lay



Dual SPI0 Devices + TPM Topology Guidelines




The CFL PCH supports TPM through SPI0 bus. The topology below was a full configuration which consist of 2 SPI0 Flash and 1 TPM device. The system can be configured with 1 SPI0 Flash and 1 TPM device.



Segment	Time Type	Reference	Via Count	Max Length, mm		Max Length, mils	
				Segment	Total	Segment	Total
Notes:							
R1 Resistor should be 15 ohm for 1.8V and 33 ohm for 3.3V. SPI0_I/O2 and SPI0_I/O3 connection to be pulled up with 1k ohm on R2 resistor.							
2 number of pins can be allowed.							
Reference plane should be Continuous Ground Plane only allowed.							
This topology relates to SPI0_I/O2 to I/O3, SPI0_MOSI, SPI0_MISO and SPI0_CLK							
Design guideline support up to 50MHz.							

SSID = RTC

15,20 RTC_DET# <<<
24 VCCDSW_EN >>>
24 RTCRST_ON >>>






SSID = Thermal Sensor

18.24 CPU_SMB_SDA_P1 <<>>
18.24 CPU_SMB_SCL_P1 <<>>

17.24 MVP_VR_ON >>>>
40 PURE_HW_SHUTDOWN# <<<<


24 PWM_FAN1 >>>>
24 FAN_TACH1 <<<<



TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125

PWM FAN1


Layout Note:
Signal Routing Guideline:
Trace width = 15mil



Vinafix.com

(Blanking)
<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Mockingbird_CML		Rev SC
Date: Monday, December 09, 2019		Sheet 28 of	105


SSID = Audio

Layout Note:
Speaker trace width >40mil @ 2W4ohm speaker power

Speaker

27 AUD_SPK_R+ >>>
27 AUD_SPK_R- >>>
27 AUD_SPK_L- >>>
27 AUD_SPK_L+ >>>

21 SPK_ID <<<



CONN Pin	Net name
Pin1	SPK_L+
Pin2	SPK_L-
Pin3	SPK_R-
Pin4	SPK_R+
Pin5	SPK_DET#
Pin6	GND


SPK_ID 1: FG
0: Veci

AUD_SPK_L- C	1	AFTP2901
AUD_SPK_L+ C	1	AFTP2902
AUD_SPK_R- C	1	AFTP2903
AUD_SPK_R+ C	1	AFTP2904
SPK_ID	1	AFTP2911

From Codec

27 MIC2_VREFO >>>
27,29,66 AUD_RING <<<
27 AUD_HP1_JACK_L >>>
27 LINE1_L >>>
27 LINE1_R >>>

27 AUD_HP1_JACK_R >>>
27,29,66 AUD_SLEEVE <<<
27 LINE1_VREFO >>>



Universal Jack (Moved to I/O Board)


To IO Board

27,29,66 AUD_RING <<<
66 AUD_HP1_JACK_L1 <<<
66 AUD_HP1_JACK_R1 <<<
27,29,66 AUD_SLEEVE <<<

(Blanking)

<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Mockingbird_CML		Rev SC
Date: Monday, December 09, 2019		Sheet 30 of	105

Vinafix.com


<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN RTL8106			
Size	Document Number		Rev
Custom	Mockingbird CML		SC
Date: Monday, December 09, 2019		Sheet 31	of 105

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XFOM&RJ45


Size
A3

Document Number
Mockingbird_CML

Rev
SC


Date: Monday, December 09, 2019

Sheet 32 of 105



<https://vinafix.com>








<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Card Reader-RTS5170			
Size	Document Number		Rev
A4	Mockingbird_CML		SC
Date: Monday, December 09, 2019		Sheet 33 of	105

<https://vinafix.com>

Vinafix.com

SSTD = USB3.0 Port1




Main Func = USB3_0



SSID = USB Charger

2018.03.24




Device Control Pins				
	CTL1 (EC control)	CTL2	CTL3	ILIM_SEL
CDP	1	1	1	1
DCP Auto	0	1	1	X

The following equation programs the typical current limit:

$$I_{OS_VP} (mA) = \frac{50,500}{(R_{ILIM_XX} (k\Omega) + 0.1)}$$

R_{ILIM,XX} corresponds to either R_{ILIM,HI} or R_{ILIM,LO} as appropriate.

BOLT 15 32bit 0822



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Charger

Size

Document Number

Rev

Custom

Mockingbird_CML

SC

Date: Monday, December 09, 2019

Sheet 36 of 105

(Blanking)

<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB3.0 PORT			
Size	Document Number		Rev
A4	Mockingbird_CML		SC
Date:	Monday, December 09, 2019	Sheet 37	of 105

(Blanking)

<https://vinafix.com>

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Mockingbird_CML		SC
Date:	Monday, December 09, 2019		Sheet 38 of 105

<https://vinafix.com>

Vinafix.com

<https://vinafix.com>


<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Connected_Standby(1/2)+DS3					
Size A4		Document Number			Rev
		Mockingbird_CML			SC
Date: Monday, December 09, 2019		Sheet 41		of 106	

(Blanking)

<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Connected_Standby(2/2)			
Size A4	Document Number Mockingbird_CML		Rev SC
Date: Monday, December 09, 2019		Sheet 42 of	105

89 +DC_IN_C <<< _____



DCIN1

9
1
2
3
4
5
6
7
8
10


ETX-CONS-25

20.F2120.008

2nd = 020.F0834.0008

3rd = 20.F1295.008

3rd = 084.00024.0A1K
00024.0B1K



OFFPAGE

teknisi indonesia

TypeC Prochot
Follow customer circuits.


CHECK EE
follow customer circuits.

+3D3V VDD DCIN

Vcore_OVP


SSID = PWR.Plane.Regulator_5V

OFFPAGE-Signal



OFFPAGE-GAP

SY8288C For 5V




SSID = PWR.Plane.Regulator_3D3V


OFFPAGE-Signal



OFFPAGE-GAP



TPS51393 For 3D3V



ISL95859C For CPUCORE

PH on CPU side

3,24.44	PROGHOST#_CPU	<<<	=====
7	SVD_ALERT#_CPU	<<<	=====
7	SVD_CLK_CPU	>>>	=====
7	SVD_DATA_CPU	>>>	=====
17,44	PWR#_MVP_FWRD	>>>	=====
17,24.40.44	VOCST_FWRD	>>>	=====

For VCCGT Sense

8 VSSGT_SENSE >>> _____

8 VCOGT_SENSE >>> _____

For Vcore Sense

7 VDDCORE_SENSE >>> _____

7 VSSCORE_SENSE >>> _____

For Vccsa Sense

8 VCCA_SENSE >>>>

8 VCCA_SENSE >>>>

EE side Link
SVID Bull High W

SVID Pull High V




47	PWR_VCORE_PWMS	>>>
47	PWR_VCORE_ISUMN	>>>
47	PWR_VCORE_ISUMP	>>>
47	PWR_VCORE_FCCM	>>>
47	PWR_VCORE_PWMA	>>>
48	PWR_VCCGT_PWM	>>>
48	PWR_VCCGT_FCCM	>>>
48	PWR_VCCGT_ISUMN	>>>
48	PWR_VCCGT_ISUMP	>>>
50	PWR_VCCSA_ISUMP	>>>
50	PWR_VCCSA_ISUMN	>>>
50	PWR_VCCSA_PWM	>>>
50	PWR_VCCSA_FCM	>>>

47 PWR_VCORE_ISEN1 >>>

47 PWR_VCORE_ISEN2 >>>

44 CHGR_PSYS_BVP >>>



	022	042
PC4614	330P (78.33124, 2FL2L)	330P (78.33124, 2FL2L)
PC4618	1KP (78.10224, 2FL2L)	470P (78.47124, 2FL2L)
PC4625	DY	0.022u (78.22321, 2FL2L)
PC4626	DY	0.022u (78.22321, 2FL2L)
PR4669	DY	DY
PR4670	1K (64.10015, 60L)	DY
PR4672	0.1u (64.26705, 60L)	499 (64.49905, 60L)
PC4630	2.167P (78.10431, 2FL2L)	47uP (078.47322, 02PD)
PC4628	0.01uP (78.10322, 2FL2L)	22uP (78.22321, 2FL2L)
PC4654	DY	0.01uP (78.10322, 2FL2L)
PC4653	DY	47uP (078.47322, 02PD)
PR4603	1.54K (64.15415, 60L)	2.55K (64.25515, 60L)
PR4608	76.8K (64.76825, 60L)	97.6K (64.97625, 60L)



Vinafix.com



SSID = CPU_CORE

Offpage-Signal



AOZ5516Q For VCCGT

For acoustic noise



RSVD


<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
<i>POWER (CPU VCCGTS RSVD)</i>		
Size	Document Number	Rev
A3	<i>Mockingbird_CML</i>	<i>SC</i>
Date:	Monday, December 09, 2019	Sheet 49 of 105






		Wistron Corporation 21F, 88, Sec.1, Hsien Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
POWER (ISL95808 VCCSA)			
Size	Document Number		Rev
A3	Mockingbird_CML		SC
Date:	Monday, December 09, 2019	Sheet 50	of 105

SSID = PWR.Plane.Regulator_1D2V/0D6V

OFFPAGE




OFFPAGE_GAP




<https://vinafix.com>


OFFPAGE-Signal



OFFPAGE-GAP




TPS51397 For 1D05V




SSID = 1D8V


OFFPAGE



OFFPAGE_GAP



APL5934 for 1D8V




APL5934 need <1.8W
Icc (max) = 0.585A
Design Current = 0.41A

<https://vinafix.com>

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

054_LDO-V1D8V&2D5V

Size

Document Number

Rev

A3


Mockingbird_CML

SC






Date: Monday, December 09, 2019

Sheet 54 of 105






INVERTER POWER




Main Func = Touch panel



Main Func = CAMERA



PANEL_PWRGD CIRCUIT




Vinafix.com

<https://vinafix.com>



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT(Reserved)

Size

A3

Document Number

Mockingbird_CML

Date: Monday, December 09, 2019

Rev

SC

Sheet

56





 of

105





SSID = HDMI Level Shifter/Connector

4 HDMI_DDI_TX_N0 >>>
4 HDMI_DDI_TX_P0 >>>
4 HDMI_DDI_TX_N1 >>>
4 HDMI_DDI_TX_P1 >>>
4 HDMI_DDI_TX_N2 >>>
4 HDMI_DDI_TX_P2 >>>
4 HDMI_DDI_TX_N3 >>>
4 HDMI_DDI_TX_P3 >>>

4 HDMI_SCL_CPU >>>
4 HDMI_SDA_CPU <<<
4 HDMI_HPD_CPU <<<



EMI Request :



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.3, Hei Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		HDMI	
Size	Document Number	Rev	
Custom	Mockingbird_CML	SC	
Date	Monday, December 09, 2019	Sheet	57 of 105

(Blanking)

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
(Reserved)

Size
A3

Document Number
Mockingbird_CML

Rev
SC


Date: Monday, December 09, 2019

Sheet 58 of 105


(Blanking)

<https://vinafix.com>

HDD





HDD POWER



SATA HDD Connector

<https://vinafix.com>

COLAY WITH:R1611/R1612/R1607/R1608



<Core Design>

DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title SATA IF_HDD/ODD		
Size Custom	Document Number Mockingbird CML	Rev SC
Date: Monday, December 03, 2019 Sheet 60 of 105		

SSID = WLAN

PCIE

16 WLAN_PCIE_TX_N >>>—
16 WLAN_PCIE_TX_P <<<—
16 WLAN_PCIE_RX_N >>>—
16 WLAN_PCIE_RX_P <<<—

PCIE_CLK

18 WLAN_CLK_CPU_N >>>—
18 WLAN_CLK_CPU_P <<<—
18 WLAN_CLKREQ_CPU_N <<<—

USB2.0

16 BT_USB20_P >>>—
16 BT_USB20_N <<<—

Single end

3 BLUETOOTH_EN >>>—

Debug

24,68 HOST_DEBUG_TX >>—

Power EN (Madesimo)


19 BT_PCMOUT_CLKREQ0 >>>—
19 BT_PCMFRM_CRF_RST_N >>>—

21 CNV_WT_DN0 >>>—
21 CNV_WT_DP0 >>>—
21 CNV_WT_DN1 >>>—
21 CNV_WT_DP1 >>>—
21 CNV_WT_CLK_DN >>>—
21 CNV_WT_CLK_DP >>>—


21 CNV_WR_DN0 <<<—
21 CNV_WR_DP0 <<<—
21 CNV_WR_DN1 <<<—
21 CNV_WR_DP1 <<<—
21 CNV_WR_CLK_DN <<<—
21 CNV_WR_CLK_DP <<<—

15,20 CNV_RGI_DT_R >>>—
20 CNV_BRI_DT_R >>>—
20 CNV_BRI_RSP <<<—
20 CNV_RGI_RSP <<<—

18 JIO3_PCIE_WAKE# >>—
18 CLKN_XTAL_LCP_R >>—



AFTE14P-GP	AFTP6101	1	3D3V_WLAN
AFTE14P-GP	AFTP6105	1	WLAN_CLKREQ_CPU_N
AFTE14P-GP	AFTP6106	1	WIFI_RF_EN_R
AFTE14P-GP	AFTP6107	1	BLUETOOTH_EN_R
AFTE14P-GP	AFTP6108	1	PLT_RST#
AFTE14P-GP	AFTP6109	1	BT_USB20_CON_N
AFTE14P-GP	AFTP6110	1	BT_USB20_CON_P
AFTE14P-GP	AFTP6102	1	JIO3_PCIE_WAKE#



Vinafix.com

BT_USB20_CON_P R6111 2 0R0402-PAD BT_USB20_P

BT_USB20_CON_N R6110 2 0R0402-PAD BT_USB20_N

<Core Design>



Title			NGFF WLAN CONN		
Size	Document Number		Rev		
A3	Mockingbird_CML		SC		
Date:	Monday, December 03, 2019		Sheet	61	of 105

```

24 CLK_ITE010    >>>>
24 DAT_ITE010    >>>>

WWAN

16 WWAN_PCE_RX_N    >>>>
16 WWAN_PCE_RX_P    >>>>
16 WWAN_PCE_TX_N    >>>>
16 WWAN_PCE_TX_P    >>>>

16 WWAN_PCE_CLK_P    >>>>
16 WWAN_PCE_CLK_N    >>>>
18 WWAN_CLKREQ_CPU_N >>>>

20 WWAN_PULL_FWR_EN_N >>>>


21 WWAN_BB_RST#    >>>>
17,40,61,63,68,91 WWAN_GFS_RST#    >>>>
20,21 DB_RST#      >>>>

20,21 WWAN_USB_DET# <<<<

16 WWAN_USB20_N    >>>>
16 WWAN_USB20_P    >>>>

16 DUAL_BOOT_EVENT# >>>>

```



SSID = M.2 SSD

18 SSD_CLKREQ_CPU_N <<<
17,40,61,62,63,66,91 PLT_RST# >>>

16 SSD_DEVSLP >>>
18 SSD_CLK_CPU_P >>>
18 SSD_CLK_CPU_N >>>
16 SSD_PCIE_TX_P >>>
16 SSD_PCIE_TX_N >>>
16 SSD_PCIE_RX_N >>>
16 SSD_PCIE_RX_P >>>
16 SSD_PCIE_TX_P3 >>>
16 SSD_PCIE_TX_N3 >>>
16 SSD_PCIE_RX_P3 >>>
16 SSD_PCIE_RX_N3 >>>
16 SSD_PCIE_TX_P2 >>>
16 SSD_PCIE_TX_N2 >>>
16 SSD_PCIE_RX_P2 >>>
16 SSD_PCIE_RX_N2 >>>
16 SSD_PCIE_TX_P1 >>>
16 SSD_PCIE_TX_N1 >>>
16 SSD_PCIE_RX_P1 >>>
16 SSD_PCIE_RX_N1 >>>

16 M2_SSD_PEDET <<<
64 M2_PCIE_LED# <<<

24 SSD_SCP# >>>




Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
1	SSD1	17	SSD17	33	SSD33	49	SSD49
2	SSD2	18	SSD18	34	SSD34	50	SSD50
3	SSD3	19	SSD19	35	SSD35	51	SSD51
4	SSD4	20	SSD20	36	SSD36	52	SSD52
5	SSD5	21	SSD21	37	SSD37	53	SSD53
6	SSD6	22	SSD22	38	SSD38	54	SSD54
7	SSD7	23	SSD23	39	SSD39	55	SSD55
8	SSD8	24	SSD24	40	SSD40	56	SSD56
9	SSD9	25	SSD25	41	SSD41	57	SSD57
10	SSD10	26	SSD26	42	SSD42	58	SSD58
11	SSD11	27	SSD27	43	SSD43	59	SSD59
12	SSD12	28	SSD28	44	SSD44	60	SSD60
13	SSD13	29	SSD29	45	SSD45	61	SSD61
14	SSD14	30	SSD30	46	SSD46	62	SSD62
15	SSD15	31	SSD31	47	SSD47	63	SSD63
16	SSD16	32	SSD32	48	SSD48	64	SSD64

Table 13-12. SATA / PCI Express® Gen 2 and Gen 3 Capacitor Values

Condition	PCI Express® Gen 2 Only	PCI Express® Gen 3 Only	SATA Only	PCI Express® Gen 2 SATA	PCI Express® Gen 3 SATA
Processor Tx	100 nF	220 nF	100 nF	100 nF	220 nF
Processor Rx	None	None	100 nF	None	None

Notes:
1. Design Condition for PCIe only applications, please refer to the PCIe guidelines for details.
2. Design Condition for SATA only applications, please refer to the SATA guidelines for details.
3. Design Condition for SATA only applications, please refer to the SATA guidelines for details.
4. Design Condition for SATA only applications, please refer to the SATA guidelines for details.
5. Design Condition for SATA only applications, please refer to the SATA guidelines for details.
6. Design Condition for SATA only applications, please refer to the SATA guidelines for details.

https://vinafix.com

M.2 SSD2

16 SSD_PCIE_TX_P9 >>>
16 SSD_PCIE_TX_N9 >>>
16 SSD_PCIE_RX_N9 >>>
16 SSD_PCIE_RX_P9 >>>


16 SSD_PCIE_TX_P10 >>>
16 SSD_PCIE_TX_N10 >>>
16 SSD_PCIE_RX_N10 >>>
16 SSD_PCIE_RX_P10 >>>

16 SSD_PCIE_TX_P11 >>>
16 SSD_PCIE_TX_N11 >>>
16 SSD_PCIE_RX_N11 >>>
16 SSD_PCIE_RX_P11 >>>

16 SSD_PCIE_TX_P12 >>>
16 SSD_PCIE_TX_N12 >>>
16 SSD_PCIE_RX_N12 >>>
16 SSD_PCIE_RX_P12 >>>

16 SSD_CLK_CPU_P_3 >>>
16 SSD_CLK_CPU_N_3 >>>
16 CLK_PCIE_NVME_REQ3M >>>
17,40,61,62,63,66,91 PLT_RST# >>>

16 SSD2_DEVSLP >>>
16 M2_SSD2_PEDET >>>



«Core Design»

DELL Wistron Corporation
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

File: **mSATA**


Size: A2 Document Number: **Mockingbird_CML** Rev: **SC**

Date: Monday, December 09, 2019 Sheet: 83 of 106

SSID = Power BTN


24 KBC_PWRBTN# <<< _____
66 KBC_PWRBTN#_R <<< _____

Power button




SSID = Battery LED

Low activated from KBC GPIO
24,66 LED_MASK# >>> _____
24 CHG_AMBER_LED# >>> _____
24 BATT_WHITE_LED# >>> _____




SSID = HDD LED

24 MASK_SATA_LED# >>> _____
16 SATA_LED# >>> _____
63 M2_PCE_LED# <<< _____



SSID = M-BIST

17 PM_RSMRST# >>> _____
24 M_BIST >>> _____
24,44 HW_ACAV_IN >>> _____



BOLT 15 32b1 0822

DELL Wistron Corporation
21F, 8F, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 301, Taiwan, R.O.C.

File: **LED Board&Power Button**

Size: Document Number
A2: **Mockingbird_CML** Rev: **SC**

Date: Monday, December 09, 2019 Sheet: 64 of 106


```

20.24 LID_CL_SIO# <<< _____
24 LID_POWER_ON# >>> _____

20.24 LID_CL_SIO_TAB# <<< _____

17.40,61.62,63.91 PLT_RST# <<< _____

24.64 LED_MASK# >>> _____



20.65 CPU_SC_SCL_P0 <<< _____
20.65 CPU_SC_SDA_P0 <<< _____

44 PWR_CHG_CSOP_R >>> _____
44 PWR_CHG_CSON_R >>> _____

55 3DVS_LCDVDD_R >>> _____


```

FP

[illegible][illegible]

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Mockingbird_CML	SC

Date: Monday, December 09, 2019	Sheet 67 of 105
---------------------------------	-----------------

SSID = Debug

ESPI


18,24 ESPI_CLK >>> _____
18,24 ESPI_RESET# >>> _____
18,24 ESPI_CS# >>> _____

18,24 ESPI_IQ[3..0] << >> _____
ESPI_IO3 _____
ESPI_IO2 _____
ESPI_IO1 _____
ESPI_IO0 _____

UART


24 HOST_DEBUG_TX >>> _____
20 UART_2_CTXD_DRXD >>> _____
20 UART_2_CRXD_DTXD <<< _____

ESPI Debug Connector



<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

SizeA4

Document NumberMockingbird_CML


RevSC

Date: Monday, December 09, 2019Sheet 68 of 105

(Blanking)

<https://vinafix.com>


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Mockingbird_CML		Rev SC
Date: Monday, December 09, 2019		Sheet 69 of	105



(Blanking)

<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size A4	Document Number Mockingbird_CML		Rev SC
Date: Monday, December 09, 2019		Sheet 71	of 105

TypeC CC



(Blanking)

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Mockingbird_CML

Date: Monday, December 09, 2019

Rev
SC

Sheet 75 of 105

<https://vinafix.com>

«Core Design»



Wistron Corporation
21 F., 8th, Sec. 1, Hsin-Tai Rd. No. 1, Hsin-Tai
Taichung 404, Taiwan, R.O.C.

Rev

GPU(1/5)PEG

Rev

Doc Number

Mockingbird CML

Doc

Doc: Mockingbird CML

Doc: 78

Doc: 125


<https://vinafix.com>

<https://vinafix.com>

<https://vinafix.com>

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU(5/5)PWR/GND

Size
Custom

Document Number
Mockingbird_CML

Rev
SC

Date: Monday, December 09, 2019

Sheet 80 of 105


Vinafix.com

<https://vinafix.com>

<https://vinafix.com>

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM5,6 (3/4)

Size
A3

Document Number
Mockingbird_CML


Date: Monday, December 09, 2019

Rev
SC

Sheet 83 of 105

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM7,8 (4/4)

Size
A3

Document Number
Mockingbird CML

Rev
SC

Date: Monday, December 03, 2019

Sheet 84 of 105


<https://vinafix.com>

<https://vinafix.com>

<https://vinafix.com>

Vinafix.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Mockingbird_CML

Rev
SC

Date: Monday, December 09, 2019




Sheet 87 of 105

(Blanking)
<https://vinafix.com>

<Core Design>






		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A4	<i>Mockingbird_CML</i>		<i>SC</i>
Date:	Monday, December 09, 2019		Sheet 88 of 105

SSID = UnusedParts









SSID = EMI Capacitors

Mind the voltage rating of the caps.



SSID = RF Capacitors

Mind the voltage rating of the caps.



(Blanking)







<https://vinafix.com>

<Core Design>




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number <i>Mockingbird_CML</i>		Rev <i>SC</i>
Date: Monday, December 09, 2019		Sheet 90	of 105

SSID = TPM

17,40,61,62,63,66 PLT_RST# >>>—
 18,24,25 SPI_CLK_ROM >>>—
 15,18,24,25 SPI_SI_ROM >>>—
 18,24,25 SPI_SO_ROM >>>—
 18 SPI_CS_ROM_N2 >>>—
 20 PIRQA# >>>—
 18 TPM_SPI_IRQ# >>>—



Close to U2501



<Core Design>




Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title INT IO (TPM)		
Size A4	Document Number Mockingbird_CML	Rev SC
Date: Monday, December 09, 2019	Sheet 91 of 105	

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print

Size

A3

Document Number

Mockingbird_CML

Date: Monday, December 09, 2019

Rev

SC

Sheet


92

 of

105

(Blanking)
<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Mockingbird_CML

Date: Monday, December 09, 2019

Rev
SC

Sheet 93 of 105

(Blanking)

<https://vinafix.com>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)		
Size	Document Number				Rev
A3	Mockingbird_CML				SC
Date: Monday, December 09, 2019			Sheet	94	of 105

(Blanking)

<https://vinafix.com>

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)		
Size	Document Number				Rev
A3	Mockingbird_CML				SC
Date: Monday, December 09, 2019			Sheet	95	of 105

(Blanking)
<https://vinafix.com>




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Mockingbird_CML		Rev SC
Date: Monday, December 09, 2019		Sheet 96	of 105

(Blanking)

<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>LVDS Switch</i>			
Size A4	Document Number Mockingbird CML		Rev SC
Date:	Monday, December 09, 2019		Sheet 97 of 105

```

19 ME_FWP_SW>>>_____
24 ME_FWP    <<<_____

```





	3	1
ME_FWP	LOW	HIGH
	Normal Operation (Default)	Override



<https://vinafix.com>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Debug (XDP debug)</i>			
Size A4	Document Number <i>Mockingbird_CML</i>		Rev <i>SC</i>
Date: Monday, December 09, 2019		Sheet 99 of	105

[illegible]

[illegible][illegible]

<https://vinafix.com>




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Change History</i>			
Size A3	Document Number	Rev	
<i>Mockingbird_CML</i>		<i>SC</i>	
Date:	Monday, December 09, 2019	Sheet	101 of 105


Figure 12-19.WHL-U Timing Diagram for G3 to S0/M0 [Non-Deep Sx Platform]




For DDR4 power sequence




KBL-U/Y Timing Diagram for G3 to S0/M0 [Non Deep Sx Platform]




NV N17S GPU Power Down sequence




Tulip Skylake POWER UP SEQUENCE DIAGRAM (NON Deep Sx Platform)






PCH SMBus Block Diagram




KBC SMBus Block Diagram



Vinafix.com

Thermal Block Diagram



Audio Block Diagram

